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Abstract
This paper is devoted to GPU kernel optimization and performance analysis of three tensor-
product operators arising in finite element methods. We provide a mathematical background to
these operations and implementation details. Achieving close-to-the-peak performance for these
operators requires extensive optimization because of the operators’ properties: low arithmetic
intensity, tiered structure, and the need to store intermediate results inside the kernel. We give
a guided overview of optimization strategies and we present a performance model that allows
us to compare the efficacy of these optimizations against an empirically calibrated roofline.
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1 Introduction
State-of-the-art high-order finite element method (FEM) based simulation codes now execute calcu-
lations on parallel machines with up to a million CPU cores. For example, the Nek5000 incompress-
ible fluid flow simulator has successfully scaled up to a million CPU cores using an MPI distributed
computing model ((Fischer et al., 2015)). The current shift towards greater on-chip parallelism
makes it imperative to focus on finer grain parallel implementation of high-order operators on next
generation accelerators, such as Graphics Processing Units (GPUs). Efficient high-order finite el-
ement implementations rely heavily on tensor-product contractions ((Deville et al., 2002)). These
elemental tensor-product operations are memory bound and require repeated sweeps through the
data for each finite element operation. In this work we demonstrate that despite their complexity,
it is possible to achieve nearly maximum throughput on a current generation GPU.
In this paper we focus in particular on GPU implementations of three common place matrix-
vector multiplications (further abbreviated as matvecs) arising in finite element codes: mass matvec
(BP1.0), stiffness matvec (BP3.5), and stiffness matvec that involves de-aliasing integration (BP3.0).
These problems have been formulated as a part of CEED co-design effort ((CEED, 2017)). BP1.0,
BP3.5, and BP3.0 appear to be potentially well-suited for fine-grain parallelism but they are chal-
lenging to fully optimize. These benchmarks are characterized by low arithmetic intensity, namely
that the ratio of floating point operations (FLOPS) to data transfer is low. The benchmarks also
require non-unitarily strided memory access patterns since all threads that are processing a single
element need the data computed by other threads that process this element. Finally, the operations
consist of several concatenated tensor-product contractions and all threads simultaneously process
the contractions in a prescribed order.
We detail several strategies that are collectively applied to maximize the computational through-
put of these operations. In a sequence of computational experiments we progressively optimize the
operations by varying the amount of global memory accesses, shared memory usage, register vari-
able usage, data padding, and loop unrolling.
To guide the optimization process we construct a performance model that serves as a tool to
evaluate the efficiency of the kernels. Because of the nature of the finite element operations, the
performance of our kernels is limited by the bandwidth of the data streaming from both the global
device memory and shared memory as well as finite register file and shared memory capacity. While
a theoretical performance roofline, as presented by (Lo et al., 2014), gives an upper bound on the
capability of the hardware under ideal circumstances, we instead rely on an empirically calibrated
roofline model that provides a realistic estimate of the best achievable performance.
1.1 Overview of published literature
Early optimization studies of FEM operations date back to 2005 when (Go¨ddeke et al., 2005) and
(Go¨ddeke et al., 2007) solved elliptic PDEs on two-dimensional domains using a cluster equipped
with GPU accelerators. In later work, (Go¨ddeke et al., 2009) focused mostly on accelerating the
Navier-Stokes solver for lid driven cavity and laminar flow over a cylinder. The study presented
by (Fu et al., 2014) targeted the entire FEM pipeline using the elliptic Helmholtz problem to show
how the FEM codes are ported to the GPU. In addition, (Fu et al., 2014) discussed strategies for
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accelerating conjugate gradient and algebraic multigrid solvers.
Other authors usually choose to work on improving the performance of one part of the FEM
pipeline. For example, (Cecka et al., 2011) and (Markall et al., 2013) focused on the global assembly
phase of FEM and showed how to optimize this phase for GPU execution. Markall and co-authors
emphasize that the choice of the most efficient algorithm strongly depends on the available hardware
and selected programming model. In their work, Markall and co-authors considered the CPU and
the GPU with OpenCL and CUDA parallel implementations. Moreover, (Markall et al., 2010, 2013)
argue that making the code portable between different threading systems (such as many-core and
multi-core architectures) requires a high-level programming language.
In all of the above work the greatest concern was efficiently pipelining GPU execution of FEM
with low-order discretizations. In contrast, (Remacle et al., 2016) present algorithms for solving
elliptic equations using high-order continuous hexahedral finite elements on the GPUs. The issues
associated with efficiently handling the greater complexity of high-order FEM operations high-
lighted in that work are amplified in the current paper and refined with the use of a new roofline
model.
The evaluation of the matvec typically accounts for the highest cost of the elliptic FEM solver
(Remacle et al., 2016, Table 2, Table 3). Optimization of matvec performance on the GPUs appears
in the literature mostly in the context of general applications. Yet a few papers focused directly
on the low-order FEM matvec. For example, (Dziekonski et al., 2017) used a conjugate gradient
solver and optimized matvec product as its important part. (Dehnavi et al., 2010) and (Grigoras¸
et al., 2016) present similar findings and provided optimization strategies. However, in our case the
action of the operator is local to the element. We never assemble the global matrix and we perform
the element-wise matvec. In the literature this approach is known as matrix-free approach.
The matvecs used in this paper can be expressed as a concatenation of tensor contractions.
Related work on efficient implementation of tensor contractions for the GPUs consists of several
papers. (Nelson et al., 2015) applied high level language to formulate tensor contractions and used
GPU code auto-tuning to enhance the performance of the code. The findings were tested using
several benchmark problems, including a problem derived from Nek5000 (see (Paul F. Fischer and
Kerkemeier, 2008)). Optimized code reached 120 GFLOPS/s on a Maxwell class GPU. (Abdelfattah
et al., 2016) published similar work where, in addition to specifying high-level language to formulate
tensor contractions, the authors introduced a performance model based on both the number of
floating point operations and the number of bytes of global memory that need to be read and
written. The performance results were compared to CUBLAS and to CPU code executed using 16
CPU cores. The most efficient version of the code reaches 180 GFLOPS/s on NVIDIA Tesla K40
GPU. While two previously mentioned papers focused on small tensor contractions, (Liu et al.,
2017) optimized large tensor contractions, also using auto-tuning for performance optimization.
The paper explained the details of the implementation and reported the global memory usage.
The performance model in this paper is rooted in earlier work by several authors, originating
from the roofline model in (Lo et al., 2014). (Stratton et al., 2012) and (Zhang and Owens, 2011)
who modeled the GPU performance using benchmarks. These efforts focused on a semi-automatic
way of identifying performance bottlenecks. Acquiring a more complete understanding of the per-
formance of the code on the GPU and designing benchmark specifically to reveal the underlying
hardware properties frequently appears in the literature due to lack of available complete GPU
hardware documentation. At the same time, hardware organization strongly impacts the perfor-
mance ( (Wong et al., 2010), (Hong and Kim, 2009), and (Lee et al., 2010)). (Volkov and Demmel,
3
Symbol
Code Math Meaning
N N Degree of the polynomial used in the interpolation
Nq Nq Number of Gauss-Lobatto-Legendre (GLL) quadrature nodes:
Nq = N + 1
Np Np Number of GLL nodes in a hexahedral element: Np = N
3
q
glNq NGLq Number of Gauss-Legendre (GL) quadrature nodes: N
GL
q = N+
2
glNp NGLp Number of GL nodes in a hexahedral element. N
GL
p =
(
NGLq
)3
I I1D (N + 2)× (N + 1) interpolation matrix from GLL nodes to GL
nodes
D D1D (N + 1)× (N + 1) differentiation matrix used in BP3.5, see (9)
glD D˜1D (N + 2)× (N + 2) differentiation matrix, used in BP3.0
NElements Nel Number of elements in the mesh
Table 1: The notation used in in the paper. The first column shows the symbols used in pseudocode
listings and the second column shows the symbols used in the derivations.
2008) and (Volkov, 2010) employed a different approach; they optimized matrix-matrix multiplica-
tion on the GPU and aimed to explain the code performance while improving the implementation.
In his 2010 paper, Volkov pointed out that, contrary to a common belief, high GPU occupancy
is not necessary to obtain close the peak performance declared by the GPU manufacturer. This
observation is important for the current paper. Our most efficient kernels are characterized by high
usage of registers and shared memory, thus the achieved occupancy can often be as low as 10%
even though the performance of these kernels is close to the empirical roofline. Volkov observa-
tion that the aggregate number of shared memory accesses per thread should be reduced to avoid
bottlenecks motivates a final optimization for the high-order FEM operations considered in this
work. We exploit the intrinsic structure of the interpolation and differentiation tensors used in the
construction of the action of the mass and stiffness matrices to improve throughput by reducing
the aggregate number of shared memory accesses.
The remainder of this paper is organized as follows. We first present the mathematical descrip-
tion of the three benchmark problems mentioned earlier. We then introduce the performance model
we use to evaluate our kernels. We continue by explaining the implementation and optimization
choices for each of the benchmark problems. Finally, we gives some concluding remarks and future
goals.
2 Notation
The notation used throughout this paper is shown in Table 1. In addition, we define
1 TFLOPS = 1012 FLOPS
The floating point throughput rates for compute kernels in this paper are reported using TFLOPS/s.
We use double precision arithmetic in all the tests.
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3 Hardware and software
All computational studies in this paper were performed on a single Tesla P100 (Pascal class) PCI-E
GPU with 12 GB RAM and maximum theoretical bandwidth of 549 GB/s. The GPU is hosted
by a server node equipped with Intel Xeon E5-2680 v4 processor, 2.40 Ghz with 14 cores. The
code was compiled using the gcc 5.2.0 compiler and the nvcc CUDA compiler release 8.0, V8.0.61
managed by the OCCA library (see (Medina et al., 2014)).
We compute the reference times (needed for copy bandwidth in roofline plots) using CUDA
events. The kernels are timed using MPI_Wtime.
In our experiments, we test the code on two hexahedral cube-shaped meshes. The small mesh
consists of 512 elements and the large mesh consists of 4096 elements.
4 Problem description
The three benchmark problems we consider below were formulated by the Center for Efficient
Exascale Discretizations (see (CEED, 2017)). These problems are motivated by considering the
numerical approximation of the screened Poisson equation
−∇2u+ λu = f, (1)
by a high-order finite element method on hexahedral elements. In the equation, f is a given forcing
function and λ is a constant. To begin we consider an unstructured mesh of a domain D ⊂ R3 into
K hexahedral elements De, where e = 1, . . . ,K, such that
D =
K⋃
e=1
De. (2)
We assume that each hexahedral element De with vertices {xn, yn, zn}n=8n=1 is the image of the
reference bi-unit cube Dˆ under a tri-linear map. We take the reference cube to be the bi-unit cube,
i.e.
Dˆ = {(r, s, t) : −1 ≤ r, s, t ≤ 1}.
On each element we consider the variational form of the screened Poisson problem (1) on element
De by requiring that u satisfies∫
De
∇v · ∇u dV + λ
∫
De
vu dV =
∫
De
vf dV.
for all test functions v ∈ H1(De). We map the integrals to the reference cube Dˆ in order to write
the variational form as∫
Dˆ
∇vTGe∇ue dV + λ
∫
Dˆ
vue|Je| dV =
∫
Dˆ
vf |Je| dV.
where |Je| is the determinant of the Jacobian Je of the mapping from element De to the reference
cube Dˆ and Ge = |Je|(Je)TJe is the scaled elemental metric tensor. The ∇ operators in these
integrals are now understood to be in (r, s, t)-space.
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On the reference cube Dˆ we construct a high-order finite element approximation of the function
u, denoted ue, which is a degree N polynomial in each dimension. We denote the space of all such
polynomials as QN (Dˆ). As a polynomial basis of QN (Dˆ) we choose the tensor product of one-
dimensional Lagrange interpolation polynomials {li}i=Ni=0 based on N + 1 Gauss-Lobatto-Legendre
(GLL) nodes on the interval [−1, 1]. We denote the GLL nodes in [−1, 1] by {ri}i=Ni=0 , and use an
analogous notation for the GLL nodes in the s and t dimensions. Using a multi-index, we define
the multi-dimensional basis polynomials lijk(r, s, t) to be the tensor product of the one-dimensional
Lagrange interpolating polynomials, i.e.
lijk(r, s, t) = li(r)lj(s)lk(t),
for all 0 ≤ i, j, k ≤ N . Hence, on Dˆ we can express the polynomial ue as
ue (r, s, t) =
N∑
i=0
N∑
j=0
N∑
k=0
ueijklijk (r, s, t) .
Consequently, the coefficients ueijk are the nodal values of the polynomial u
e at the GLL interpola-
tion points (ri, sj , tk), i.e., u
e
ijk = u
e(ri, sj , tk).
Taking the test functions v to be each of the basis Lagrange interpolating polynomials, v =
li′j′k′(r, s, t), and taking the vector u
e to be the vector of the polynomial coefficients of ue, i.e.
ue = [ue000, u
e
001, . . . , u
e
NNN ]
T , we can write the variational formulation as the following linear
system
Seue + λMeue = f e
where the local stiffness matrix Se, local mass matrix Me, and local load vector f e are defined as
Seijk,i′j′k′ =
∫
Dˆ
(∇li′j′k′)TGe∇lijk dV, (3)
Meijk,i′j′k′ =
∫
Dˆ
li′j′k′ lijk|Je| dV, (4)
f ei′j′k′ =
∫
Dˆ
li′j′k′f |Je| dV. (5)
We concatenate the local stiffness and mass matrix operators as well as local load vectors to
form global unassembled versions which we denote, S, M and f , respectively. Doing so, we form
the following a block diagonal system which operators on the global vector of solution coefficients,
which we denote u,
Su+ λMu = f .
Due to its block diagonal structure, these global stiffness and mass matrix operators can be applied
in a matrix-free (element-wise) way and no communication is required between elements.
The benchmarks presented below consider the efficient action of either just the mass matrix M
or the complete screened Poisson operator S+ λM on each element. Benchmark problem 1.0 and
3.0 consider the case where the integrals (3)-(4) are evaluated using a full Gauss-Legendre (GL)
quadrature and benchmark problem 3.5 considers the case where the integrals are approximated
using simply a quadrature at the GLL interpolation points.
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4.1 Benchmark Problem 1: Mass Matrix Multiplication
The first benchmark we present involves matrix-vector product of the high-order finite element mass
matrix M and a corresponding vector. This operation is a component of finite element elliptic
operators and some preconditioning strategies. Thus, it serves as a useful initial performance
benchmark. The operation requires relatively little data transfers compared with more demanding
differential operators which necessitate loading the elemental metric tensor for each node of the
element, as discussed in later benchmarks.
Beginning from the integral definition of the entries of the local mass matrix Me in (4) we
use the fact that Dˆ is the reference cube to evaluate the integral in each dimension separately via
an NGLq -node Gauss-Legendre (GL) quadrature. We denote the quadrature weights and nodes in
the r dimension as {w˜a}a=N
GL
q
a=1 and {r˜a}
a=NGLq
a=1 , respectively, and use an analogous notation for
quadrature nodes in the s and t dimensions. Thus we can write
Meijk,i′j′k′ =
NGLq∑
a=1
NGLq∑
b=1
NGLq∑
c=1
w˜aw˜bw˜c|Je(r˜a, s˜b, t˜c)|li′j′k′(r˜a, s˜b, t˜c)lijk(r˜a, s˜b, t˜c). (6)
We can write this expression in matrix form by defining the interpolation operator,
Iabc,ijk = lijk(r˜a, s˜b, t˜c),
for all i, j, k = 0, . . . , N and a, b, c = 1, . . . , NGLq , as well as the diagonal matrix J
e of weights and
geometric data which gas entries
Jeabc,abc = w˜aw˜bw˜c|Je(r˜a, s˜b, t˜c)|,
for all a, b, c = 1, . . . , NGLq in order to write the local mass matrix (6) compactly as
Me = ITJeI.
Note that since the basis interpolation polynomials are a tensor products of one-dimensional poly-
nomials, we can define the one-dimensional interpolation matrix I1D as
I1Dai = li(r˜a), (7)
for all i = 0, . . . , N and a = 1, . . . , NGLq , in order to express the interpolation operator I as a tensor
product of the one-dimensional operators, i.e.
I = I1D ⊗ I1D ⊗ I1D.
Thus, the interpolation operation from the GLL interpolation nodes to the GL quadrature nodes
can be applied using three tensor contractions, while the projection back to the GLL nodes via the
transpose interpolation operator comprises three additional tensor contractions. Since the remain-
ing operation is simply the multiplication by the diagonal matrix Je no further tensor contractions
are required. Since we will make use of the interpolation and projection operations again in BP3.0
below, we detail their pseudo code in Algorithms 1 and 2. We then detail the full matrix free action
of the mass matrix in the pseudo code in Algorithm 3.
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Algorithm 1. Interpolation from GLL to GL nodes
1: Data: (1) qe, size Np; (2) Interpolation matrix I
1D, size NGLq ×Nq
2: Output: q˜e, size NGLp
3: for c, a ∈ {1, . . . Nq} , j ∈
{
1, . . . , NGLq
}
do
4: qˆecja =
∑Nq
b=1 I
1D
jb q
e
cba . Interpolate in b direction
5: end for
6: for c ∈ {1, 2, . . . Nq}, i, j ∈ {1, 2 . . . , NGLq } do
7: ˆˆqecja =
∑Nq
a=1 I
1D
ia q˜
e
cja . Interpolate in a direction
8: end for
9: for k, i, j ∈ {1, 2 . . . , NGLq } do
10: q˜ekji = J
e
kji
∑Nq
c=1 I
1D
kc
ˆˆqecji . Interpolate in c direction, save
11: end for
Algorithm 2. Projection from GL to GLL nodes
1: Data: (1) q˜e, size NGLp ; (2) Interpolation matrix I
1D, size NGLq ×Nq
2: Output: qe, size Np
3: for k, i ∈ {1, 2 . . . , NGLq }, b ∈ {1, 2 . . . , Nq} do
4: ˆˆqekbi =
∑NGLq
j=1 I
1D
jb q˜
e
kji . Project in b direction
5: end for
6: for k ∈ {1, 2 . . . , NGLq } b, a ∈ {1, 2 . . . , Nq} do
7: qˆekja =
∑NGLq
i=1 I
1D
ia
ˆˆqkbi . Project in a direction
8: end for
9: for c, b, a ∈ {1, 2 . . . , Nq} do
10: qecba =
∑NGLq
k=1 I
1D
kc qˆkba . Project in c direction, save
11: end for
4.2 Benchmark Problem 3.5: Stiffness Matrix with Collocation Differentiation
For our second benchmark, we consider the matrix-vector product of the full high-order finite
element screened Poisson operator S + λM and a corresponding vector. In this benchmark, the
operators S and M are evaluated using a collocation GLL quadrature rather than the more accurate
GL quadrature used in the other two benchmark problems. This operation is central to many elliptic
finite element codes and is usually a part of a discrete operator we wish to invert. For example,
incompressible flow solvers such as Nek5000 (see (Paul F. Fischer and Kerkemeier, 2008)) require
solving a Poisson potential problem at each time step. Consequently, this matvec is potentially
evaluated many times in each time step of a flow simulation, making its optimization a significant
factor for good performance.
To describe the application of the full screened Poisson operator we begin by describing the local
stiffness matrix Se defined in (3). We evaluate the integral in (3) in each dimension separately, this
time using the N + 1 GLL interpolation nodes as the quadrature. We denote the GLL quadrature
weights and nodes in the r dimension as {wa}a=Na=0 and {ra}a=Na=0 , respectively, and use an analogous
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Algorithm 3. BP1.0: mass matrix multiplication
1: Data: (1) q, size Nel ·Np; (2) Interpolation matrix I1D, size NGLq ×Nq; (3) Scaled Jacobians,
J, size Nel ×NGLp
2: Output: Mq, size Nel ·Np
3: for e ∈ {1, 2, . . . Nel} do
4: q˜e = Interpolate(qe, I1D) . Interpolate to GL nodes (Algorithm 1)
5: for k, i, j ∈ {1, 2 . . . , NGLq } do
6: q˜ekji = J
e
kjiq˜
e
kji . Scale by Jacobian and integration weights
7: end for
8: qe = Project(q˜e, I1D) . Project to GLL nodes (Algorithm 2)
9: end for
notation for the GLL quadrature nodes in the s and t dimensions. Thus we can write
Seijk,i′j′k′ =
N∑
a=0
N∑
b=0
N∑
c=0
wawbwc(∇li′j′k′(ra, sb, tc))TGe(ra, sb, tc)∇lijk(ra, sb, tc). (8)
To write this expression in a more compact matrix form we begin by defining the differentiation
operators,
Drabc,ijk =
∂lijk
∂r
(ra, sb, tc),
Dsabc,ijk =
∂lijk
∂s
(ra, sb, tc), (9)
Dtabc,ijk =
∂lijk
∂t
(ra, sb, tc),
for i, j, k, a, b, c = 0, . . . N . We then define the gradient operator D to be the vector of these three
derivative operators, i.e. D = [Dr,Ds,Dt]T . Next, since Ge is the scaled metric tensor on element
De defined by Ge = |Je|(Je)TJe, we denote the entries of Ge as
Ge =
Gerr Gers GertGesr Gess Gest
Getr G
e
ts G
e
tt
 ,
We define a matrix Ge of operators where each entry of Ge is a diagonal matrix of weights and
geometric data from Ge. That is, we define
Ge =
Gerr Gers GertGesr Gess Gest
Getr G
e
ts G
e
tt
 , (10)
where each entry, say Gerr, is defined as a diagonal matrix which has entries
(Gerr)abc,abc = wawbwcG
e
rr(ra, sb, tc),
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Algorithm 4. BP3.5: collocation differentiation for 3D hexahedral mesh
1: Data: (1) Vector q, size Nel×Np, (2) differentiation matrix D1D, size Nq×Nq, (3) geometric
factors G, size Nel ×Np × 7, (4) parameter λ ;
2: Output: Vector Sq, size Nel ×Np ;
. Loop over elements ↓
3: for e ∈ {1, 2, . . . Nel} do
4: for i, j, k ∈ {1, 2, . . . Nq} do
. Load geometric factors ↓
5: Grr = Ge1;kji, Grs = G
e
2;kji, Grt = G
e
3;kji;
6: Gss = Ge4;kji, Gst = G
e
5;kji, Gtt = G
e
6;kji;
. Multiply by D ↓
7: qr =
∑Nq
n=1D
1D
in q
e
kjn;
8: qs =
∑Nq
n=1D
1D
jn q
e
kni;
9: qt =
∑Nq
n=1D
1D
knq
e
nji;
. Apply chain rule ↓
10: rqreijk = Grr*qr + Grs*qs + Grt*qt;
11: rqseijk = Grs*qr + Gss*qs + Gst*qt;
12: rqteijk = Grt*qr + Gst*qs + Gtt*qt;
13: end for
14: for i, j, k ∈ {1, 2, . . . Nq} do
15: J = Ge7;kji
16: Sqeijk = λJq
e
kji +
∑Nq
n=1D
1D
ni rqr
e
kjn +D
1D
nj rqs
e
kin +D
1D
nkrqr
e
nji;
17: end for
18: end for
for a, b, c = 0, . . . , N . We use analogous definitions for the remaining entries of Ge. Using these
matrix operators we can write the local stiffness matrix (8) compactly as follows
Se = DTGeD.
To simplify the action of this local stiffness matrix we again use the fact that the basis interpolation
polynomials are a tensor products of one-dimensional polynomials. We define the one-dimensional
differentiation matrix D1D as
D1Dai = li(ra),
for all i, a = 0, . . . , N . Using this one-dimensional derivative operator, and the fact that the
GLL quadrature nodes collocate with the interpolation nodes using the define the Lagrange basis
polynomials li, we write the partial derivative matrices D
r,Ds, and Dt as tensor products of D1D
and the identity matrix I as follows
Dr = D1D ⊗ I ⊗ I,
Ds = I ⊗D1D ⊗ I,
Dt = I ⊗ I ⊗D1D.
Thus, differentiation along each dimension can be computed using single tensor contractions.
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Finally, to write the full action of the local screened Poisson operator Se + λMe we note that
since we have use the collocation GLL quadrature in the evaluation of the integrals (3)-(4), we can
follow the description of the mass matrix operator above to find that no interpolation is required
and the mass matrix can be written simply as Me = Je where the matrix of geometric factors Je
is now defined using the GLL weights and quadrature points, i.e.
Jeabc,abc = wawbwc|Je(ra, sb, tc)|,
for a, b, c = 0, . . . , N . Thus we write the local screened Poisson operator as
Se + λMe = DTGeD+ λJe
This operator can be applied using only six tensor contractions. First, we apply the D operator
by differentiating along each dimension using three tensor contractions. We then multiply by the
necessary geometric factors Ge and apply the transpose operator DT with three more tensor con-
tractions. Finally we add the mass matrix contribution which requires no tensor contractions. We
detail the full matrix-free action of the screened Poisson operator in the pseudo code in Algorithm
4.
4.3 BP3.0: Stiffness matrix evaluated with quadrature
The final benchmark we consider is the same matrix-vector product of the high-order screened Pois-
son operator S+λM as in BP3.5. This time, however, we use the full GL quadrature to approximate
the integrals in (3) and (4). This benchmark combines computational elements from BP1.0 and
BP3.5 which makes for a more arithmetically intense kernel and maximizing its performance on
GPUs is challenging.
We again begin by describing the local stiffness matrix Se defined in (3). We evaluate the
integral in (3) in each dimension separately, this time using the full GL interpolation nodes as the
quadrature. Using the notation introduced in BP1.0 above, we write
Seijk,i′j′k′ =
NGLq∑
a=1
NGLq∑
b=1
NGLq∑
c=1
w˜aw˜bw˜c(∇li′j′k′(r˜a, s˜b, t˜c))TGe(r˜a, s˜b, t˜c)∇lijk(r˜a, s˜b, t˜c). (11)
Note here that the quadrature requires the gradients of the basis polynomials lijk to be evaluated
at the GL quadrature nodes. Were we to simply compose the interpolation and differentiation
operators I and D defined in BP1.0 and BP3.5 above we would require nine tensor contractions
to evaluate this quantity. Indeed, for each of the r, s, and t derivatives of lijk, we would require
an operation which combines differentiation and interpolation to the GL quadrature along one
dimension and only interpolation to the GL quadrature along the remaining two dimensions.
We instead reduce the number of required tensor contractions by considering the Lagrange
interpolating polynomials l˜a(r) for a = 1, . . . , N
GL
q which interpolate the GL quadrature nodes.
We define the tensor product basis polynomials as done for the GLL interpolating basis as
l˜abc(r, s, t) = l˜a(r)l˜b(s)l˜c(t),
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Algorithm 5. BP3.0: differentiation for 3D hexahedral elements
1: Data: (1) Vector q, size Nel × Np, (2) differentiation matrix D˜1D, size NGLq × NGLq , (3)
Interpolation matrix I, size NGLq × Nq, (4) geometric factors G, size Nel × NGLp × 7, (5)
parameter λ ;
2: Output: Vector Aq, size Nel ×Np ;
3: for e ∈ {1, 2, . . . Nel} do
4: q˜e = Interpolate(qe, I1D) . Interpolate to GL nodes (Algorithm 1)
5: for i, j, k ∈ {1, 2, . . . NGLq } do
. Load geometric factors ↓
6: Grr = Ge1;kji, Grs = G
e
2;kji, Grt = G
e
3;kji ;
7: Gss = Ge4;kji, Gst = G
e
5;kji, Gtt = G
e
6;kji;
. Multiply by D˜ ↓
8: qr =
∑NGLq
n=1 D˜
1D
in q˜
e
kjn;
9: qs =
∑NGLq
n=1 D˜
1D
jn q˜
e
kni;
10: qt =
∑NGLq
n=1 D˜
1D
kn q˜
e
nji;
. Apply chain rule ↓
11: rqreijk = Grr*qr + Grs*qs + Grt*qt;
12: rqseijk = Grs*qr + Gss*qs + Gst*qt;
13: rqteijk = Grt*qr + Gst*qs + Gtt*qt;
14: end for
15: for i, j, k ∈ {1, 2, . . . NGLq } do
16: J = Ge7;kji
17: A˜q
e
ijk = λJq
(e,GL)
kji +
∑NGLq
n=1 D˜
1D
ni rqr
e
kjn + D˜
1D
nj rqs
e
kin + D˜
1D
nkrqr
e
nji;
18: end for
19: Aqe = Project(A˜q
e
, I1D) . Project to GLL nodes (Algorithm 2)
20: end for
for a, b, c = 1, . . . , NGLq . We then define the derivative operators, as done above for the GLL
interpolating Lagrange basis functions, on this set of polynomials as follows
D˜rabc,a′b′c′ =
∂l˜a′b′c′
∂r
(r˜a, s˜b, t˜c),
D˜sabc,a′b′c′ =
∂l˜a′b′c′
∂s
(r˜a, s˜b, t˜c),
D˜tabc,a′b′c′ =
∂l˜a′b′c′
∂t
(r˜a, s˜b, t˜c),
for a, b, c, a′, b′, c′ = 1, . . . , Nq. We can then construct the gradient operation on this set of basis
function as D˜ = [D˜r, D˜s, D˜t]T . Thus, if we view the interpolation operators defined in (7) as
transforming a polynomial from the basis of Lagrange interpolating polynomials on the GLL nodes
to the basis of Lagrange interpolating polynomials on the GL quadrature then we can use the
operator D˜ to evaluate the derivatives of this polynomial on the GL node basis.
With these derivative operators, we continue as in BP3.5 by defining the matrix of weights and
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geometric data Ge in (10) where this time
(Gerr)abc,abc = w˜aw˜bw˜cG
e
rr(r˜a, s˜b, t˜c),
for a, b, c = 1, . . . , NGLq . We use analogous definitions for the remaining entries of G
e. Using these
matrix operators we can write the local stiffness matrix (8) compactly as follows
Se = IT D˜TGeD˜I.
Note that, as with the GLL interpolation basis polynomials, we can define the one-dimensional
differentiation operator D˜1D defined such that
D˜1Dai = l˜i(r˜a),
for i, a = 1, . . . NGLq , so that each differentiation operation in D˜ can be written as a tensor product
of D˜1D and the identity matrix I. Therefore the differentiation operators on the GL Lagrange
interpolation basis polynomials along each dimension can be applied using a single tensor contrac-
tion.
Finally, to express the full action of the local screened Poisson operator Se + λMe we combine
the discussion in BP1.0 regarding using the GL quadrature to evaluate the local mass matrix Me
in order to write the local screened Poisson operator as
Se + λMe = IT D˜TGeD˜I+ λITJeI,
where Je is defined as in BP1.0 above. This operator can be applied using a total of twelve
tensor contractions. We first interpolate to the GL quadrature nodes by applying the interpolation
operator I using three tensor contractions. We then differentiate along each dimension by applying
the D˜ operator using three tensor contractions. We then multiply by the necessary geometric
factors and multiply by the transpose derivative operator using three additional tensor contractions
and add the mass matrix contributions. Finally we use three tensor contractions to multiply by
the transpose interpolation operator in each dimension to project the result back to the GLL
interpolation nodes. We detail the full matrix-free action of the stiffness matrix evaluated with the
numerical quadrature in pseudo code in Algorithm 5.
5 Empirical performance model
The performance for all three benchmark problems is limited by global memory bandwidth. In
BP3.5 and BP3.0 we load seven geometric factors for every node in the FEM element in addition
to loading and storing the field vector q itself. Moreover, as we emphasize in the introduction, for
all three operations the data-to-FLOP ratio is high which limits our ability to hide memory latency
behind computation.
(Konstantinidis and Cotronis, 2015) proposed a GPU performance model that accounts for the
various data-to-flop ratios. However, the kernels used in the model achieve occupancy of around 97%
while, for our kernels, extensive use of register file and shared memory results in achieved occupancy
rarely exceeding 25%. Hence, we cannot apply this model for our kernels in a meaningful way.
A different idea was presented in (Abdelfattah et al., 2016), where the authors used the size
of global memory transfers as a means of comparison. The advantage of such approach is that it
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BP1 BP3.5 BP3
Read (R) Np +N
GL
p 8Np Np + 7N
GL
p
Write (W) Np Np Np
Total bytes (T) 2Np +N
GL
p 9Np 2Np + 7N
GL
p
Table 2: The minimum number of doubles read and written to the global GPU memory per element
in the three problems considered in this paper.
is independent of implementation. In this work, we use a model which is similar to (Abdelfattah
et al., 2016). However, we transfer comparatively more data due to the geometric factors. Our
model is also based on an assumption that the bandwidth of the global device data transfer is the
limiting factor. Thus, we compare the performance of our kernels to the performance of copying
data from global GPU memory to global GPU memory. The size of the data transfer we compare
to is equivalent to the size of the data moved from and to the global memory in the particular
benchmark problems, see Table 2.
For example, for every element in the FEM mesh the BP1.0 code needs to read
R = Np +N
GL
p
doubles and needs to write
W = Np
doubles. Hence, the total global memory transfer is
TBP1.0 = 2Np +N
GL
p ,
bytes of data per element. Since the memory bus is bi-directional and a double variable consists of
eight bytes of data, we compare the performance of our code for BP1.0 to transferring
8Nel
2Np +N
GL
p
2
bytes of data. Each data transfer is executed ten times using a standard cudaMemcpy function and
the performance in terms of GB/s is measured by taking an average of the ten measurements.
The efficiency of data transfer depends on the size of data, with throughput maximized if
sufficiently large amounts of data are being transferred. We therefore expect higher bandwidth for
a mesh with more elements, and for higher degree polynomial approximations. We note that for the
GPU used in this paper, the NVIDIA Tesla P100 12 GB PCI-E, the mesh containing 512 elements
is too small to effectively hide data transfer latencies. To see this, we note that our approach is
to parallelize the problem by assigning each element to a thread block. The NVIDIA Tesla P100
has 56 SMs and two blocks of threads can be processed simultaneously on every SM. The GPU
is therefore capable of processing 112 blocks of threads concurrently, which for the mesh of 512
elements means only 5 thread blocks are executed per SM. The result of this small work load per
SM is that the overhead cost of kernel launch is not offset by the execution time of the kernel
itself and also the empirical bandwidths which we observe in these data transfers are noisy due to
overhead costs.
Let dr denote the number of bytes read from the global GPU memory and dw denote the
number of bytes written to global GPU memory by a GPU kernel. Let Bgl denote global memory
14
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Figure 1: Performance roofline bounds for the BP1.0 (top left), BP3.5 (top right), and BP3.0
(bottom) benchmarks. In each chart the upper plot (line with diamond-shaped ticks) shows a
theoretical bound obtained using theoretical peak bandwidth of 549 GB/s for the NVIDIA P100
PCI-E 12GB GPU. The lower plots show the empirical peak bandwidth bound obtained using
measured bandwidth attained when performing a device memory to device memory copy (upper
line for a hexahedral mesh with 4096 elements and lower line for a hexahedral mesh with 512
elements).
bandwidth for copying dr+dw2 bytes of data. Let F denote the number of floating point operations
that must be executed in this kernel. In our model, the maximal GFLOPS/s are estimated using
a formula
Rglobal = Bgl · F
dw + dr
. (12)
For BP1.0, BP3.5 and BP3.0 the roofline Rglobal is evaluated as a function of polynomial degree
N . Figure 1 shows maximum TFLOPS/s for BP1.0, BP3.5 and BP3.0, respectively.
Inspired by (Volkov and Demmel, 2008), for several kernels tested for BP1.0 and BP3.0., we
devised a supplementary theoretical roofline based on shared memory bandwidth. We observe that
in addition to copying the data to/from global memory, we also copy the data to/from shared
memory1. Since the memory bandwidth of shared memory is lower than the register bandwidth,
shared memory transactions can limit performance. We denote the shared memory bandwidth by
1Unlike the copy-based empirical streaming roofline, the shared memory performance bound depends on the kernel,
not on the problem
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Figure 2: 3D vs 2D thread structure. On the left: 3D approach – each thread processes a “slice”
of nodes. On the right: 2D approach – each thread processes a vertical “column” of nodes.
Bsh and and estimate it with
Bsh = #SMs× SIMD width
× word length× clock speed in Ghz.
With this ansatz we estimate that the shared memory for the NVIDIA Tesla P100 12 GB PCI-E
GPU is limited to Bsh = 56 · 32 · 4 bytes · 1.328Ghz = 9.5191TB/s. The shared memory roofline
model is then given by the equation
Rshared = Bsh · F
sr + sw
, (13)
where F denotes the number of floating point operations performed (per thread block), sr is the
number of bytes read from the shared memory (per thread block) and sw is the number of bytes
written to the shared memory (per thread block).
6 Optimizing Benchmark Problem 1.0
In this section we describe the sequence of optimization strategies that were applied to the imple-
mentation of the BP1 operation.
Kernel design. Recall that the tensor contraction operations for each element in the FEM mesh
can be performed independently of other elements. Thus, to parallelize the FEM operations we
assign each element to a block of threads on the GPU. In a previous work, (Remacle et al., 2016)
associated a single node of an element with a single thread. This is, however, impossible for high-
order interpolation because if Nq ≥ 9, we exceed the maximum number of threads per block of
threads (currently limited by CUDA to 1024). Hence, for higher-order approximations we need to
assign multiple nodes to a thread. We can subdivide the nodes in each element using either use a
3D thread structure or a 2D thread structure. Figure 2 shows two such approaches. For BP1.0,
we use a 2D thread structure since we found it more effective. We also investigate a 3D thread
structure for Nq ≤ 9 for BP3.5 and Nq < 9 for BP3.0
In BP1.0 the action of the mass matrix M on each element can be applied using six tensor
constraction operations. Hence, Algorithm 3 consists of 6 contractions wherein we cycle through
the entire qe. Block-wise synchronization is needed between the contractions to ensure that the
16
0 5 10 15
Polynomial degree
0
0.5
1
1.5
2
2.5
3
TF
LO
PS
/s
BP1: mesh with 512 elements
empirical bound based on d2d copies
Kernel 1: No optimizations
Kernel 2: shared memory instead of global
Kernel 3: shared + registers
Kernel 4: constant input variables
Kernel 5: padding
Kernel 6: Loop unrolling
Kernel 7: less barriers
Kernel 8: less shared r/w
0 5 10 15
Polynomial degree
0
0.5
1
1.5
2
2.5
3
3.5
TF
LO
PS
/s
BP1: mesh with 4096 elements
empirical bound based on d2d copies
Kernel 1: No optimizations
Kernel 2: shared memory instead of global
Kernel 3: shared + registers
Kernel 4: constant input variables
Kernel 5: padding
Kernel 6: Loop unrolling
Kernel 7: less barriers
Kernel 8: less shared r/w
Figure 3: BP1.0: achieved floating point performance. Left: results obtained using cube-shaped
mesh with 512 elements. Right: results obtained using cube-shaped mesh with 4096 elements on a
NVIDIA P100 PCI-E 12GB GPU.
previous operation has completed. At the minimum, we need to enforce this block synchronize five
times. Using a 2D thread structure requires more thread synchronizations because we process only
a slice of the nodes at a time.
BP1.0 thread memory optimization. Because the one-dimensional interpolation matrix I1D
is used by all the threads in the block, we load I1D into the shared memory. For the field variable
q, we can either load qe to shared memory, fetch it to registers, or fetch it piece-by-piece from
global memory when needed. Note that we also need a placeholder array to store the partial results
between the loops. There are several options to choose from, however only a single array of size
NGLp can be stored in shared memory. Storing two such arrays is not feasible since we exceed the
limit of 48 KB shared memory for thread block for a large N .
BP1.0 kernel optimization. We show the performance results of eight GPU kernels in Figure 3.
The eight kernels were constructed in sequence beginning from a direct implementation of the
pseudo-code in Algorithm 3 and applying successive optimizations. The results shown in Figure 3
help to demonstrate the effect each optimization has on the overall performance of BP1.0. We list
below some details of each kernel here as well as any optimization made in that kernel. Unless
otherwise noted, Kernel n contains all the optimizations contained in Kernel n− 1.
Kernel 1 : This kernel serves as a reference implementation. It uses a 2D thread structure as-
sociated with horizontal (i, j) slices (see right side of Figure 2). We declare two additional global
memory variables for storing intermediate results. Kernel 1 only uses shared memory for the in-
terpolation matrix. In all the loops, it reads from and writes to global memory. As a result, the
reference kernel is highly inefficient, reaching only 80 GFLOPS/s even for the larger mesh.
Kernel 2 : In this kernel the global auxiliary arrays are replaced by two shared memory arrays
(with
(
NGLq
)2
elements in each array). While processing qe, we read directly from the input ar-
rays, without caching to shared memory or registers. Due to the reduced number of global memory
fetches, the performance improves by approximately a factor of two.
Kernel 3 : In this kernel each thread allocates a register array of size N
(GL)
q and copies a section
of qe to the array at the beginning of the kernel. This kernel reaches 1 TFLOP/s in the best case.
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Kernel 4 : In this kernel all the input variables, except the variable to which the output is saved,
are declared as const. This yields only a marginal improvement in performance.
Kernel 5 : For this kernel, if Nq = 8, or 16 or N
GL
q = 8, or 16, we pad the shared memory
arrays used for storing I1D and partial results to avoid bank conflicts. There is only a noticeable
improvement for N = 15 for the smaller mesh and N = 14 for the larger mesh.
Kernel 6 : In this kernel all loops, including the main loop in which we process the (i, j) slices
are unrolled. Unrolling the (i, j) loop is important for the performance, since it gives the scheduler
more freedom and more opportunity for instruction-level parallelism. At this point, the perfor-
mance exceeds one TFLOP/s for the small mesh and 1.4 TFLOPS/s for the large mesh.
Kernel 7 : All kernels presented thus far have required 5NGLq + 1 thread synchronizations in a
block. For example with N = 12, for which NGLq = 14, the number of synchronizations is 71.
In this kernel the number of thread synchronizations is reduced to five by allocate more shared
memory. That is, we load the entire qe array to shared memory as opposed to only loading qe
slice-by-slice. Figure 4 illustrates the idea behind reducing synchronizations. Kernel 7 brings the
performance up to 2.25 TFLOPS/s,
Kernel 8 :: (Volkov, 2010) emphasized that shared memory is much slower than using registers.
Hence, reducing total number of read and write requests to/from shared memory and replacing them
with register read/write instructions can significantly improve performance. Kernel 8 exploits the
structure of the matrix I1D to reduce the number of shared memory transactions. Specifically, each
entry in I1D appears twice: I1Dnm = I
1D
NGLq −n+1,Nq−m+1. Exploiting this symmetry lets us halve the
number of loads from I1D. This kernel loads the entire I1D into shared memory and inside each
loop an appropriate entry is copied from shared memory to a register once and used twice. Since
in BP1.0 we need to multiply by I1D and by (I1D)T , pre-fetching only a half of matrix I1D would
complicate the code and require a set of additional if-statements, which cause thread divergence.
The resulting reduction in shared memory operations brings the measured performance close to the
empirical roofline.
BP1.0 results. The performance numbers presented in Figure 3 reveal that the kernels considered
can be categorized into three groups. Kernels 1 and 2 form the first group, Kernels 3–6 form the
second group and Kernels 7 and 8 form the third group. Between each of these three groups we
observe significant performance improvements. The first major improvement occurs for Kernel
3 and is the result of cashing qe to register arrays prior to contraction. The second significant
improvement occurs for Kernel 7 and is due to reducing the number of barriers. The performance
of our reference kernel, Kernel 1, in the best case reaches only 80 GFLOPS/s, whereas our best
kernel, Kernel 8, achieves 2.5 TFLOPS/s, yielding a 31 fold speedup. To obtain more than two
TFLOPS/s, we needed to change the algorithm to account for the limitations intrinsic to the GPU,
namely the cost of many thread synchronizations.
To explain the improvement between the Kernels 6-8 we consider the roofline model based on
shared memory bandwidth. We generate a new roofline plot by taking a minimum of the empirical
roofline based on device to device copy bandwidth (12) and the upper limit computed based on
shared memory bandwidth (13). We show these new rooflines in Figure 5. For Kernel 8 this roofline
is identical with the global memory roofline as in Figure 3 as the shared memory roofline is higher
than the global memory roofline due to eliminating almost a half of shared memory transactions.
This indicated that the shared memory bandwidth is not the limiting factor of the perforance of
Kernel 8 for high N where performance begins to degrade. For Kernels 6 and 7 however, we see
18
ij
thread (i,j) 
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thread (i,j) 
multiply q(i,j, :) by
interpolation 
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I q(i,j
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x
q(i,j, :)
=
thread (i,j) 
store the result in 
shared memory
Figure 4: BP1.0: the idea behind reducing synchronizations in Kernel 7. We fetch pieces of qe to
registers from shared memory and then write the result to shared memory. This does not create
race conditions because we do use a 2D thread structure and interpolate only in one direction at a
time.
that this shared memory roofline model indeed provides a reliable performance bound and these
kernels are likely limited by shared memory performance.
7 Optimizing Benchmark Problem 3.5
Kernel design. As in BP1.0, we parallelize the action of the screened Poisson operator by assigning
each element to a separate thread-block on the GPU. In this optimization procedure we investigate
a 2D thread structure as well as test a 3D thread structure for N < 10.
The action of the screened Poisson operator presents a difficult optimization challenge. In
particular, hiding global memory latency is significantly more important than in BP1.0 because we
transfer seven geometric factors (Je and 6 factors of Ge) per node from global memory in every
element. The majority of these values are required during the action of the stiffness matrix. To
hide global memory latency, we aim to overlap data transfer with computations.
The increased amount of data that we are required to load increases both the number of global
memory read transactions and the number of registers needed per thread. In theory, the geometric
factors can be computed “on the fly” inside the kernel using the element’s vertices and the each
node’s Ri, sj , tk) coordinates. This approach would reduced the amount of global memory loaded to
18 + 2Nq double precision values per block but increases the number of registers. We implemented
and extensively tested this approach but concluded that it was impractical. Indeed, it is faster to
simply load geometric factors from global memory than use extra registers and FLOPS.
BP3.5 kernel optimization: 2D thread structure We show the performance results of ten
GPU kernels in Figure 7. The ten kernels were constructed in sequence beginning from a direct
implementation of the pseudo-code in Algorithm 6 and applying successive optimizations. The
results is Figure 7 helps to demonstrate the effect each optimization has on the overall performance
of BP3.5. As done with BP1.0, we list below some details of each kernel as well as any optimization
made in that kernel.
Kernel 1 : This kernel is a direct implementation of Algorithm 6. The one-dimensional differen-
tiation matrix D1D is fetched to shared memory at the beginning of the kernel. This kernel also
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Figure 5: BP1.0: shared memory rooflines and achieved floating point performance. Top left:
kernel 6. Top right: kernel 7. Bottom: kernel 8.
uses a shared memory array of size Np to store partial sums. Entries of q
e are fetched from global
memory as needed. In the last loop, the partial sums are successively added directly to the global
memory array to store the final result. The kernel achieves 200 GFLOPS/s, which is one sixth of
the predicted empirical roofline.
Kernel 2 : In this kernel all the variables, except the array used for storing the final result, are
declared using const. This optimization has only a marginal influence on the performance for
N ≥ 8.
Kernel 3 : In this kernel all loops with k are unrolled. Unrolling loops improves the performance
for the larger mesh only if N ≥ 8 and for all N for the smaller mesh. Note that a kernel with
unrolled loops uses more registers per thread and, hence, the achieved occupancy decreases. The
measured TFLOPS/s increases, however, as shown in Figure 6. This behavior can be explained if
unrolling has increased instruction-level parallelism.
Kernel 4 : In this kernel we place the k loop (lines 7–17 in Algorithm 6) on the exterior of i and
j loops. Doing this, k becomes the slowest running index. This loop structure is justified because
we iterate through (i, j) slices.
Kernel 5 : In this kernel the auxiliary shared memory array of size Np is replaced by two auxiliary
shared memory array of size N2q each.
Kernel 6 : In this kernel the field variable qe is fetched to the shared memory. The overall im-
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Algorithm 6. BP3.5: starting point of the implementation (2D thread structure)
1: Data: (1) Vector q, size Nel×Np, (2) differentiation matrix D˜1D, size Nq×Nq, (3) geometric
factors G, size Nel ×NGLp × 7, (4) parameter λ ;
2: Output: Vector Sq, size Nel ×Np ;
3: for e ∈ {1, 2, . . . , Nel} do
4: for each thread i,j do
5: LoadD1D to shared memory variable s D.. Synchronize threads.
6: Allocate one shared auxiliary array s_tmps[Nq][Nq][Nq] and three register arrays:
r_Aq[Nq], r_qt[Nq] and r_tmpt[Nq] for storing intermediate results;
7: r_qtk =
∑Nq
n=1 s Dkn ∗ qekji;
8: for k ∈ {1, 2, . . . , Nq} do
9: Load geometric factors to local variables G00, G01, G02, G11, G12, G12, G22, GwJ
10: Declare variables qr and qs and set them to 0.
11: qr =
∑Nq
n=1 s Din ∗ qekjn;
12: qs =
∑Nq
n=1 s Djn ∗ qekni;
13: Sqtempkji = G00*qr + G01*qs + G02*r_qtk;
14: s_tmpskji = G01*qr + G11*qs + G12*r_qtk;
15: r_tmptk = G02*qr + G12*qs + G22*r_qtk;
16: Sqekji = Sq
e
kji+GwJ*λ*q
e
kji;
17: Sqekji =
∑Nq
n=1;Sq
e
nji*r_tmptk;
18: end for . Synchronize threads.
19: for k ∈ {1, 2, . . . , Nq} do
20: Declare variables Sq1 and Sq2 and set them to 0.
21: Sq1 =
∑Nq
n=1Sqtempkjn ∗ s Dni;
22: Sq2 =
∑Nq
n=1Sqtempkni ∗ s Dnj ;
23: Sqekni = Sq
e
kni + Sq1 + Sq2;
24: end for . Synchronize threads.
25: end for
26: end for
provement is modest and the performance reaches 0.5 TFLOP/s at this point.
Kernel 7 : This kernel reduces total global memory transactions by caching the necessary data at
the beginning of the kernel and only writing the output variable once. This produces a significant
optimization and improves performance by about 40%.
Kernel 8 : For this kernel, if N = 7 or 15, the arrays are padded to avoid shared memory bank
conflicts. The improvements are significant for the larger mesh and N = 15.
Kernel 9 : In this kernel each thread allocates a register array with Nq elements and the field
variable qe is fetched to these registers instead of shared memory. For both meshes, this approach
slightly improves the performance, and only for N = 12 and N = 15.
Kernel 10 : This kernel uses three two-dimensional shared memory arrays for partial results and
fetches the field variable qe to register arrays. The achieved TFLOPS/s for this kernel are aligned
with the empirical roofline.
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Figure 6: BP3.5: Comparison of performance for Kernel 1 and Kernel 2. The only difference
between these two kernels is loop unrolling. The number of registers per thread is shown in the bar
chart in the background.
BP3.5 results: 2D thread structure. Many of the performance improvements we observe when
optimizing the kernels for BP3.5 are due to subtle changes in the code, e.g. declaring variables as
constant, adding padding, or unrolling the loops. But global and shared memory usage has the
biggest impact on the performance. Once we reduce the use of global memory (starting in Kernel
7) the performance improves substantially, especially for larger N . Reducing the amount of shared
memory and caching the data to registers results in the second most important factor which is
visible in Figure 7 for the mesh with 4096 elements and N ≥ 10.
For the reference kernel, Kernel 1, the performance barely reaches 200 GFLOPS/s whereas the
most optimized kernel we present, Kernel 10, achieved up to 1.2 TFLOPS/s. While this is only a
six fold speedup, comparison with our empirical roofline model, based on streaming global device
memory, shows that the performance of Kernel 10 is comparable to just streaming the minimally
necessary data.
BP3.5 kernel optimization: 3D thread structure. We show the performance results of six
GPU kernels in Figure 7. We again construct these kernels as a sequence of successive optimizations
beginning from the the pseudo-code shown in Algorithm 7 which uses a 3D thread structure. we
present results for these kernels for N = 1, 2, . . . , 9, since associating one thread with one node
as done in this 3D thread strructure would require more than the maximum of 1024 threads for
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Algorithm 7. BP3.5: collocation differentiation for 3D hexahedral mesh (3D thread structure)
1: Data: (1) Vector q, size Nel ×Np, (2) differentiation matrix D˜1D, size Nq ×Nq, (3) geometric factors
G, size Nel ×NGLp × 7, (4) parameter λ ;
2: Output: Vector Sq, size Nel ×Np ;
3: for For e ∈ {1, 2, . . . , Nel} do
4: for i, j, k ∈ {1, 2, . . . Nq} do
5: If k=0, load D1D to shared memory variable s D;
6: Declare register variables r_qr, r_qs, and r_qt;
7: end for . Synchronize threads.
8: for i, j, k ∈ {1, 2, . . . Nq} do
9: Load GwJ;
10: Declare variables qr, qs, qt and set them to 0.
11: qr =
∑Nq
n=1 s Din ∗ qekjn;
12: qs =
∑Nq
n=1 s Djn ∗ qekni;
13: qt =
∑Nq
n=1 s Dkn ∗ qenji;
14: Set r_qr = qr, r_qs = qs and r_qt = qt;
15: Sqekji =GwJ*λ ∗ qekji;
16: end for . Synchronize threads.
17: for i, j, k ∈ {1, 2, . . . Nq} do
18: Load G00, G01, G02;
19: Sqtempkji= G00*r_qr + G01*r_qs + G02*r_qt;
20: end for
21: for i, j, k ∈ {1, 2, . . . Nq} do
22: Sqekji = Sq
e
kji +
∑Nq
n=1 s Dni ∗ Sqtempkjn;
23: end for . Synchronize threads.
24: for i, j, k ∈ {1, 2, . . . Nq} do
25: Load G10, G11, G12;
26: Sqtempkji = G10*r_qr + G11*r_qs + G12*r_qt;
27: end for . Synchronize threads.
28: for i, j, k ∈ {1, 2, . . . Nq} do
29: Sqekji = Sq
e
kji +
∑Nq
n=1 s Dnj ∗ Sqtempkni;
30: end for . Synchronize threads.
31: for i, j, k ∈ {1, 2, . . . Nq} do
32: Load G10, G11, G12;
33: Sqtempkji = G20*r_qr + G21*r_qs + G22*r_qt;
34: end for . Synchronize threads.
35: for i, j, k ∈ {1, 2, . . . Nq} do
36: Sqekji = Sq
e
kji +
∑Nq
n=1 s Dnk ∗ Sqtempnji;
37: end for
38: end for
higher-degree polynomials. We list below some details of each kernel as well as any optimization
made in that kernel.
Kernel 1 : This kernel serves as an initial reference kernel and is a direct implementation of Algo-
rithm 7. The differentiation matrix D1D is loaded into shared memory and partial sums are stored
in global arrays. The performance of this kernel reaches 300 GFLOPS/s in the best case.
Kernel 2 : In this kernel all variables, except the output variable, are declared using const. All
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Figure 7: BP3.5: Performance of 2D thread array kernels in various stages of optimization. The
red line marked with crosses is the empirically determined roofline based on achievable device to
device memory copies on an NVIDIA P100 PCI-E 12GB GPU. Left: TFLOPS/s for cubical mesh
with 512 elements. Right: TFLOPS/s for cubical mesh with 4096 elements.
loops with index n are unrolled. The overall improvement is modest.
Kernel 3 : In this kernel the geometric factors are stored in registers and fetched only once from
global memory. This reduces the number of global memory loads from nine to seven. This kernel
reaches about 350 GFLOPS/s for the larger mesh. In case of the smaller mesh, performance of this
kernel is similar to Kernel 2.
Kernel 4 : Instead of writing the result directly to Aq, in this kernel the partial results are accu-
mulated in a register variable. The performance of this kernel is only slightly better than that of
Kernel 3.
Kernel 5 : In this kernel the field variable qe is cached to shared memory. The same shared array
is used to store the partial result, hence there is no need to use Sqtemp. The performance increases
significantly and reaches 610 GFLOPS/s.
Kernel 6 : In this kernel, partial results are stored in three shared memory arrays of size Np each.
This strategy reduces occupancy but allows the kernel to use less synchronizations (the number of
synchronizations reduced to two). However, there is almost no performance difference between this
and the previous kernel due to extensive use of shared memory.
BP3.5 results: 3D thread structure.
The kernels adapting 3D thread structure form two groups. First group consists of Kernels 1–4
and the second one consists of Kernels 5 and 6. The largest performance jump appears between
Kernels 4 and 5. It is a result of caching the field variable to shared memory. Kernel 5 appears to
be the best performing kernel. As a result of succesively reducing the number of shared memory
fetches, we improved performance by a factor of two, from approximately 300 GFLOPS/s to around
600 GFLOPS/s.
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Figure 8: BP3.5: Performance of 3D kernels in various stages of optimization. The red line marked
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for cubical mesh with 4096 elements.
8 Optimizing Benchmark Problem 3.0
BP3.0 Kernel Design. BP3.0 can be considered a fusion of BP1.0 and BP3.5. This benchmark
shares its interpolation/projection steps with BP1.0 and the stiffness matrix action with BP3.5.
Hence, BP3.0 inherits all the optimization challenges we have discussed thus far for BP1.0 and
BP3.5. In particular, the kernel for this problem needs to synchronize threads multiple times and
needs to load a large amount of data from global memory. Furthermore, compared to either BP1.0
or BP3.5 this benchmark requires even more shared memory usage in order to store partial results.
Since differentiation is performed using a denser set of nodes, we also transfer more data per thread
block compared with BP3.5.
The action of the screened Poisson operator in this benchmark can be written as three distinct
parts: interpolation to GL nodes, stiffness and mass matrix actions, and projection back to GLL
nodes. Therefore it is possible to split the implementation into three kernels. This approach reduces
memory requirements per kernel and makes the code more readable. We investigate this approach
with 3D thread structure.
BP3.0 kernel optimization: 2D thread structure. We begin as in BP3.5 by first investigating
a kernel implementation using a 2D thread structure. The performance results for nine separate
kernel are presented in Figure 9. As in the previous benchmarks we present a sequence of kernels
and detail what optimizations we performed in each kernel.
Kernel 1 : This kernel serves as a reference implementation. In this kernel there are four shared
memory arrays: one for I1D, one for D1D and two arrays with
(
NGLq
)2
elements for storing partial
sums. Each thread also allocates an additional register array to store additional partial sums that
do not require sharing between threads in a thread block. The field variable qe is read directly
from global memory when needed. This kernel reaches approximately 280 GFFLOPS/s.
Kernel 2 : In this kernel all the input variables, except the pointer used for storing the final results,
are declared as const. Each thread allocates a register array of size Nq and caches a column of
entries of qe to the register array. The performance for N ≥ 12 for the larger mesh improves to
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over 1.25 TFLOP/s
Kernel 3 : In this kernel all internal loops are unrolled. The performance improves to 600
GFLOPS/s for the smaller mesh and to 1.4 TFLOP/s for the larger mesh.
Kernel 4 : In this kernel we add padding to all the shared memory arrays to avoid bank conflicts.
In particular, in case NGLq = 8 or N
GL
q = 16, the arrays with size N
GL
q ×NGLq change their size to
NGLq ×
(
NGLq + 1
)
. Padding helps only for the smaller mesh.
Kernel 5 : This kernel adapts the most efficient interpolation strategy devised for BP1.0 (see
BP1.0: Kernel 7 and Figure 4). For the larger mesh, the performance reaches 1.5 TFLOP/s.
Kernel 6 : In this kernel the field variable qe is loaded to a shared memory array. This kernel
implements more efficient differentiation (as in BP3.5: Kernel 9). The improvement is very modest
since in order to use this type of differentiation we need to combine it with less efficient interpola-
tion.
Kernel 7 : A version of Kernel 6 with one less shared memory array. We use only one shared
memory array to store the partial result at a cost of additional synchronizations. Kernel 7 per-
forms better than Kernel 6, however in most cases, it is not more efficient than Kernel 5.
Kernel 8 : This kernel is a version of Kernel 7 with both D1D and (D1D)T fetched to shared
memory. Now all the threads can access shared memory column-wise. Performance is very similar
to Kernel 6.
Kernel 9 : The kernel uses the same strategy as in the last kernel implemented for BP1.0, i.e., it
fetches each repeating entry of the interpolation matrix I1D only once. The performance of this
kernel is the best that we present here as it reaches 1.6 TFLOPS/s.
BP3.0 Results: 2D thread structure. For this benchmark problem, our best performing kernel
for high-order FEM approximations, Kernel 10, performs approximately four times as the reference
kernel, Kernel 1. Although we did not achieve the peak performance as predicted by our empirical
roofline model using global memory bandwidth, for the 4096 element mesh and N ≤ 12 our kernels
are very close to that peak.
As in BP1.0 we can obtain a better understanding of the performance of our kernels by consid-
ering the roofline model based on shared memory bandwidth. Figure 10 shows updated rooflines
for Kernels 8 and 9 in which we see that this shared memory bandwidth bound yields a better
estimate for the achieved performance of these kernels with N ≥ 10.
BP3.0 3D thread structure. We perform analogous tuning process using a 3D thread structure
for N < 9. Figure 11 shows the performance of these kernels presented below.
Kernel 1 : This kernel starts from a direct implementation of the psuedo-code given in Algorithm 5,
which is executed as three separate CUDA kernels. The field variable qe is read directly from global
memory and partial results are stored in global memory as well. The code reaches approximately
280 GFLOPS/s in the best case.
Kernel 2 : This kernel combines the three separate kernels as one CUDA kernel. There is almost
no difference between Kernel 1 and Kernel 2. This suggests that the cost of additional kernel
launches is small compared with the cost of data transfer.
Kernel 3 : In this kernel all internal loops are unrolled. Unrolling loops would appear to be more
important for 2D thread structure as for 3D thread structure it has only a marginal influence on
performance.
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Figure 9: BP3.0: Performance of 2D thread array kernels in various stages of optimization. The
red line marked with crosses is the roofline computed based on device to device copies on a single
NVIDIA P100 PCI-E 12GB GPU. Left: TFLOPS/s for cubical mesh with 512 elements. Right:
TFLOPS/s for cubical mesh with 4096 elements.
Kernel 4 : This kernel differs from Kernel 2 by loading the geometric factors once and avoiding
redundant reads. The gain in performance is small because of large amount of global memory
transactions that have not yet been eliminated.
Kernel 5 : While we access the field variable qe directly from global memory in the interpolation
and projection parts, qe is fetched to a shared array in the differentiation step.
Kernel 6 : This kernel is a version of Kernel 5 with intermediate results stored in registers in the
differentiation step. Kernels 5 and 6 are approximately 1.5 times faster than Kernel 4.
Kernel 7 : In this kernel we store the partial results in shared memory and registers everywhere
except between interpolation, first and second differentiation, and projection.
Kernel 8 : In this kernel there is no intermediate global storage. All intermediate results are
accumulated either in shared memory or in registers.
Kernel 9 : In this kernel we declare three additional shared memory arrays (size Np each) for
storing intermediate results. As a result, the performance reaches 900 GFLOPS/s.
BP3.0 Results: 3D thread structure. Unlike in the case of BP3.5, in BP3.0 we observe a
very gradual improvement in performance. However, as for BP3.0 the largest improvements appear
when removing additional global memory transactions. It is interesting to note that the difference
between kernel 7 and 8 is rather small, despite the fact that Kernel 7 reads and writes three vectors
of size Nel ·Np to the global memory and Kernel 8 reads and writes only once. The lack of significant
improvement may be a result of the additonal synchronizations enforced in Kernel 8. In Kernel 7,
the global write serves as synchronization.
9 Conclusions and future work
In this paper we described the GPU optimization of three FEM-specific benchmark problems which
have significant relevance in real world large scale code bases. We detailed how reducing factors
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Figure 10: BP3.0: lines for kernels 8 and 9. Top: achieved floating point performance and shared
memory roofline for Kernel 8. Bottom: achieved floating point performance and shared memory
roofline for Kernel 9.
such as global memory transactions and reducing pressure on shared memory usage can lead to
efficient GPU kernels for these FEM operators. For BP3.5, the most tuned kernel is aligned with
the empirical roofline bound and its performance is limited only by global memory bandwidth.
We obtained similar results for the two remaining problems but their performance does not scale
perfectly for N ≥ 13. For each of the problems we used a sequence of optimizations. One might
argue that multiple authors (see, for example (Garvey and Abdelrahman, 2015), (Abdelfattah et al.,
2016), (Nelson et al., 2015)) consider automatic performance tuning and our efforts should rather be
replaced by a computational tuning process. However, in each of the benchmarks we consider large
performance improvements are gained by changing the algorithm itself, which is not an automatic
process. While the performance bottlenecks such too many barriers in BP1.0 and high data fetch
to flop ratio in BP3.0 and BP3.5 are often not hard to identify, they can be troublesome to remove.
We use a mixture of standard optimization strategies such as splitting the data between registers
and shared memory and more advanced strategies, which resulted in redesigning the algorithm to
make it more well-suited for fine-grain parallelism.
An obvious question remaining is how much more performance can be obtained in each of these
benchmarks. In this paper we provide contributions towards the answer. Unlike (Abdelfattah et al.,
2016), we consider the limitation of shared memory bandwidth in our approach. By no mean our
model is exhaustive and our future work involves introducing a more advanced performance model
that accounts for register use and other factors but retains the similarity of the original model.
The source code for all kernels and benchmarks considered in this paper is publicly available at:
http://github.com/tcew/CEED.
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